

University of Tabriz - Iran

(a paper describing)

CMOS-based carbon nanotube passtransistor logic integrated circuits

by : Hamed Fooladvand / Supervised by : Dr. Abbasian

NANO Electronic Engineering Group - School of Engineering Emerging Technologies - University of Tabriz - Iran , June 2013

School of Engineering Emerging Technologies - University of Tabriz - Iran, June 2013



ARTICLE HISTORY



Received 11 Nov 2011 | Accepted 11 Jan 2012 | Published 14 Feb 2012

DOI: 10.1038/ncomms1682

Authors : Li Ding^{1,*}, Zhiyong Zhang^{1,*}, Shibo Liang¹, Tian Pei¹, Sheng Wang¹, Yan Li², Weiwei Zhou³, Jie Liu³ & Lian-Mao Peng¹

¹Key Laboratory for the Physics and Chemistry of Nanodevices, and Department of Electronics, Peking University, Beijing, China.

² Key Laboratory for the Physics and Chemistry of Nanodevices, and College of Chemistry and Molecular Engineering, Peking University, Beijing, China.

³ Department of Chemistry, Duke University, Durham, North Carolina, USA.

School of Engineering Emerging Technologies - University of Tabriz - Iran, June 2013

CONTENTS





Device Fabrication and Characterisation

Compare New & Conventional Stractures





INTRODUCTION

Field-effect transistors based on carbon nanotubes have been shown to be faster and less energy consuming than their silicon counterparts. However, ensuring these advantages are maintained for integrated circuits is a challenge.

Here we demonstrate that a significant reduction in the use of field-effect transistors can be achieved by constructing carbon nanotube-based integrated circuits based on a pass-transistor logic configuration, rather than a CMOS configuration.



INTRODUCTION

Logic gates are constructed on individual carbon nanotubes via a doping-free approach and with a single power supply at voltages as low as 0.4 V.

The pass-transistor logic configuration provides a significant simplification of the carbon nanotube-based circuit design, a higher potential circuit speed and a significant reduction in power consumption.

In particular, a full adder, which requires a total of 28 field-effect transistors to construct in the usual CMOS circuit, uses only three pairs of n- and p-field-effect transistors in the pass-transistor logic configuration.



INTRODUCTION

An ideal design configuration for CNT-based ICs should fulfill the following two requirements:

- 1. The first requirement is that circuit blocks designed with such a circuit configuration must possess sufficient signal gain and driving ability to guarantee signal fidelity and propagation in the circuit.
- 2. The second requirement is that the design configuration should take the full advantage of the superb properties of CNT-FETs and use as few transistors as possible while operating at higher speed and/or with lower power dissipation than conventional CMOS configurations.



Article Glance

- ✓ In this article, we focus on exploring a suitable circuit design configuration for CNT-based ICs, and constructing basic gates and more complex circuits for an ALU(Arithmetic & Logic Unit).
- ✓ At the physical level, high-performance CNT-based FETs are fabricated via a doping-free approach.
- ✓ At the architectural level, CNT-based ICs are designed following the configuration of a pass-transistor logic (PTL), which significantly reduces the number of transistors required.
- ✓ However, conventional Si-based PTL circuits encountered two major drawbacks; namely, threshold voltage drop and loss of gain, which have so far prevented PTL circuits from being widely used in ICs.
- ✓ Here we show that both drawbacks can be eliminated in CNT-based PTL circuits via threshold voltage engineering and combining PTL circuits with CMOS inverters.

✓ Basic logic gates such as OR and AND, as well as the more complex full adder, multiplexer (MUX) and demultiplexer (DEMUX) circuits are successfully fabricated on individual CNTs for the first time.

School of Engineering Emerging Technologies - University of Tabriz - Iran, June 2013





8

School of Engineering Emerging Technologies - University of Tabriz - Iran, June 2013







CMOS-based pass-transistor OR and AND gates



School of Engineering Emerging Technologies - University of Tabriz - Iran, June 2013

DATE:

Conventional CMOS OR and AND gates





School of Engineering Emerging Technologies - University of Tabriz - Iran, June 2013





в.



Full Adder



CMOS and PTL hybrid circuits







School of Engineering Emerging Technologies - University of Tabriz - Iran, June 2013



Design and characteristics of a CNT-based D-latch circuit





Conclusions

The realisation of these circuits is sufficient for the construction of a nano-ALU.

The realisation of these circuits is sufficient for construction of ICs with faster and less energy consuming in nano scale.

